Sr. Layout Design Engineer

Recruitment Consultant

Steve Drury

Contact Details

sd@eu-recruit.com +44 (0)330 028 2904

Posted

1 month ago

Sr Layout Design Engineer

As Sr. Layout Design Engineer you will lead top-level chip-planning and perform block-level custom layouts for CMOS and BiCMOS circuits.
Responsibilities will include reviewing, and coordinating work content performed by offshore layout designers, training junior layout engineers and offshore layout contractors to develop layout methodologies across the site, to achieve process and procedures for high layout quality.

Responsibilities:

Requires remote interfacing with local and global design and layout teams in multiple design centers across different time zones
Lead Top-level chip-planning and perform functional-block-level, block-level, sub-block level, leaf cell, standard cell custom layouts for CMOS and BiCMOS circuits
Perform schematic-driven layout and design constraints
Design die-area efficient layouts according to circuit designer requirements
Perform block or top-level layout designs
Perform floor-planning, power line planning, shielding, and device-matching layout
Verify layouts. Pass DRC, LVS, and ERC
Contribute to various chip-level routing and layout needs
Perform chip level integration, verifications, and tape-out
Support other projects as needed by management
Train junior layout engineers and offshore layout contractors
Contribute to develop common best practices and workflow across all sites
Contribute to build process and procedures to achieve high layout quality.

Qualifications & Requirements:

AA/AS Degree in Layout Design or related field or equivalent experience
10 years’ experience with layout design for analog and full-custom digital blocks
Experience TSMC 180nm, 65nm, 22nm process technologies
Proficient in using layout editing tools in the Cadence Virtuoso design environment
Solid working knowledge of debugging DRC/LVS/ERC with Cadence PVS or Mentor Calibre
Conceptual understanding of layout topics such as parasitic, matching, crosstalk, transistor layout dependent effects, latch-up, IR drop, electro migration (EM), and deep N-well and NTN isolation
Strong capability of solving device matching, electro-migration, signal integrity and power distribution problems while meeting area constraints
Experience in chip-level floor planning and analog block integration
Experience chip level integration, verifications, and tape-out
Ability to use productivity-enhancing tools and design scripts to further automate tasks is also desirable

Industry

Semiconductor

Contract Type

Permanent

Location

Netherlands

City

Delft

Work Model

On-Site

Apply for a vacancy

Apply Now

By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.

For more information, please refer to our
Privacy Notice

Name

Phone

Location

Message

Upload CV:

Choose file

Formats: Word, PDF (max. size: 20MB)

Subscribe for industry highlights.

Send Application

Sr. Layout Design Engineer

Apply Now

Other relevant jobs

Senior CAD Flow Implementation Engineer for SoCs

Test Engineer (Thailand)

Director Analog Design

HR Generalist

GPU Physical Implementation Engineer

ASIC Verification Engineer

Staff Systems Engineer AI DSP

Systems Engineer AI DSP

Software Security Engineer

Senior Systems Engineer (DSP)

CPU Design Verification Engineer RISC-V

Senior Hardware Design Engineer

AI Software Engineer – Sensors

Analog Validation Engineer

GPU Low Power Design Engineer

GPU Modelling Engineer

GPU Design Verification Engineer

Senior Security Firmware Engineer

CPU Design Verification Engineer

Expert Analog RFIC Design Engineer

Senior SoC functional verification Engineer

Staff Performance Modeling Engineer

Core Platforms Systems Software Engineer, Senior

Senior Staff Analog Design Engineer / PMIC

Manufacturing Operations Manager

Engineering Lab Operations Technician, Senior/Staff

Analog Mixed-Signal PLL Design Engineer

Digital Physical Design Engineer

Embedded Software Engineer – Integration

Staff Engineer Wireless

Staff Engineering Technician

Senior ASIC Verification Engineer

Principal FPGA Design Engineer

Soc Top Engineer

Staff Senosrs Design Verification Engineer

Staff Formal Verification Engineer

Analog Mixed Signal Design Engineer

Sr Analog Mixed Signal Design Engineer

Senior Verification Engineer

Sr Lab Technician

Senior Systems Engineer

Sr. Layout Design Engineer

Senior Precision Engineer – Laser Processing Technologies

Sensor System Design Engineer

Senior Staff Hardware Architect

Embedded Software Engineer, Staff- SoC Firmware

Senior Staff Hardware Verification Engineer

GPU Chief Architect or XPU Lab Director

Senior FPGA Engineer

System Application Architect

Security Tools Engineer

IT Project Manager

Staff Software Test Engineer

Staff Software Engineer – Host & Secure Compute Software

Staff CAD Engineer (Silicon)

Embedded Real Time Operating System Software Engineer

Staff Software Engineer – Embedded & Secure Firmware

Senior Digital Design Engineer

STA CAD Engineer

TRM Analyst

FPGA Design Engineer

PMIC Software Engineer

Agentic & Generative Edge AI Optimization Engineer

Embedded Software Engineer

Sr Physical Design Engineer

Sr Sales Engineer / Sales Manager

Lead CPU Design Verification Engineer

Senior Machine Learning Engineer

Senior Software Firmware Engineer

Staff Software Engineer – Audio DSP Technology

Senior Digital Design Engineer

Senior Test Engineer

Staff Software Engineer – Audio Software Technology

CPU Microarchitecture Engineer – Dynamic Language Acceleration Researcher

GPU Software Developer

Senior Manager Validation Engineering

STA-PDN PD Design Methodology Engineer

Looking for tech jobs
in the US or Europe?