Sr Digital Design Engineer

Recruitment Consultant

Steve Drury

Contact Details

sd@eu-recruit.com +44 (0)330 028 2904

Posted

2 days ago

A fantastic opportunity for an experienced Digital Design Engineer to join a growing MEMS and Analog Semiconductor company, who offer the industry’s most advanced and most reliable timing solutions.

Job Summary

Our client take pride in pushing the innovation boundaries in MEMS and CMOS, using state-of-the-art analog and digital circuits to achieve very aggressive design specs for their timing solutions. Their precision timing products keep pushing the boundaries of the industry across all dimensions, continuously gaining market share.

The digital portion of their chips has been growing in the past few years and is expected to grow more rapidly in the upcoming years as their functionality and features scale up.

To address their unique technical challenges, we are looking for a strong Senior Logic Design Engineer with a solid background in key digital design and implementation areas.

Responsibilities:

Developing micro-architecture specification of the logic circuit from reading and comprehending the Product Requirement Document (PRD)
Developing the Register Transfer Level (RTL) design from the micro-architecture specification using Verilog or SystemVerilog as the HDL
Developing standalone test benches to verify the RTL behavior
Writing and verifying SystemVerilog Assertions (SVA) for a design
Writing timing constraints and clock definition for synthesis and place and route tools
Running industry-standard synthesis tools (e.g., Genus or Design Compiler) and being able to fix timing problems if they arise
Understanding various design tradeoffs including timing/area/power and knowing how to improve them
Reading and understanding the Static Timing Analysis (STA) reports from an industry-standard STA tool (e.g., Prime Time)
Cross-functional interactions and communication with various teams within the organisation including analog, verification, backend, system, and test engineering teams
Post-Si bring-up, validation, and debugging

Qualifications & Requirements (Education must be included):

Master’s degree in electrical engineering
5+ years of relevant work experience in the industry
Excellent verbal and written communication skills in English
Proficient in Verilog and SystemVerilog
Expertise in digital logic design fundamentals such as clock divider circuits, multi-clock logic designs, CDC, FIFO, FSM, etc
Experience in designing mixed-signal digital logic
Basic understanding of Discrete time Signal Processing theory, FIR, and IIR filter design
Solid experience in digital design flow including RTL design, synthesis, timing constraints, and STA
Skilled in scripting languages Perl/Tcl/Python

Industry

Semiconductor

Contract Type

Permanent

Location

Netherlands

City

Delft

Work Model

On-Site

Apply for a vacancy

Apply Now

By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.

For more information, please refer to our
Privacy Notice

Name

Phone

Location

Message

Upload CV:

Choose file

Formats: Word, PDF (max. size: 20MB)

Subscribe for industry highlights.

Send Application

Sr Digital Design Engineer

Apply Now

Other relevant jobs

CPU Research Engineer

Software Security Architect

Senior CAD Flow Implementation Engineer for SoCs

Graphics Developer – Tools Engineer

Layout Engineer

FPGA Design Engineer

Staff Software Engineer – Host & Secure Compute Software

Staff Senosrs Design Verification Engineer

HR Generalist

Staff Engineering Technician

EVA/Video Emulation Engineer

Principal Kernel Engineer

Senior/Principal Researcher: Next-generation NPU and Agentic CPU Micro-architecture

RFFE System Feature Engineer (Senior / Staff)

Embedded Systems Security Engineer

Analog Validation Engineer

Principal Simulation Engineer (FEA, Physics)

Sr Digital Design Engineer

Senior MEMS Characterization and Metrology Engineer

Principal Analog Mixed-Signal Engineer

Senior Front-End RTL Digital Design Engineer

Senior Digital Physical Design Engineer

Quality Manager

Office Manager

RISC-V Microcontroller Design Verification Engineer

Staff / Senior Digital IC Design Engineer

Physical ASIC Design Implementation Engineer (temporary assignment)

SAP Project Manager

Software Engineer (OSENG)

ASIC Test Engineer

ICT Project Manager HR

Development Engineer – Exploratory Device Processing

Validation Engineer

Software Engineer – Linux Runtime Platform and Tools for Machine Learning Accelerators

System Integration Architect

Senior RF/High-Speed Packaging Engineer

Senior Developer Relations Engineer

FPGA / SoC Firmware Developer – High Power Products

Core Platforms Systems Software Engineer, Senior

Principal Engineer-Analog Design RF

System Architect

CPU Design Verification Engineer RISC-V

Lead DevOps Engineer

IP & Silicon Design Services Sales Manager

Principal SI/PI Design Engineer

Principal BMS Industrial Architect

Security HW Design Verification Engineer

Senior Digital Verification Engineer

Sr. MEMS Development Engineer

Verification Engineer

Digital Design Architect – Silicon IC

ASIC Modelling Engineer

Software Engineer, Senior (OSEng)

Principal CPU Microarchitect

Graphics GPU Software Engineer

STA Design Engineer

Staff Physical Implementation Engineer – Low Power

Senior Salesforce Systems Analyst

Staff CAD Engineer

Director of Development Engineering – Netherlands

Digital Verification Engineer

SPE Signal Integrity Engineer

Senior Staff FPGA Emulation Engineer

ASIC Verification Engineer

Director Analog Design

GPU Physical Implementation Engineer

Embedded Software Engineer, Staff- SoC Firmware

Test Engineer (Thailand)

Staff Systems Engineer AI DSP

Systems Engineer AI DSP

Software Security Engineer

Senior Systems Engineer (DSP)

GPU Design Verification Engineer

Senior Security Firmware Engineer

CPU Design Verification Engineer

Senior Staff Analog Design Engineer / PMIC

Manufacturing Operations Manager

Looking for tech jobs
in the US or Europe?